

BIAX Corporation v. Intel
Civil Action No. 2:05-cv-184-TJW

EXHIBIT 1
(PART 1)

United States Patent [19]**Morrison et al.**[11] **Patent Number:** **4,847,755**[45] **Date of Patent:** **Jul. 11, 1989**

- [54] **PARALLEL PROCESSING METHOD AND APPARATUS FOR INCREASING PROCESSING THROUGHOUT BY PARALLEL PROCESSING LOW LEVEL INSTRUCTIONS HAVING NATURAL CONCURRENCIES**
- [75] Inventors: **Gordon E. Morrison**, Denver; **Christopher B. Brooks**; **Frederick G. Gluck**, both of Boulder, all of Colo.
- [73] Assignee: **MCC Development, Ltd.**, Boulder, Colo.
- [21] Appl. No.: **794,221**
- [22] Filed: **Oct. 31, 1985**
- [51] Int. Cl.⁴ **G06F 15/16; G06F 13/00**
- [52] U.S. Cl. **364/200; 364/229**
- [58] Field of Search ... **364/200 MS File, 900 MS File**

[56] **References Cited****U.S. PATENT DOCUMENTS**

3,343,135	9/1967	Freiman et al.	340/172.5
3,611,306	10/1971	Reigel	340/172.5
3,771,141	11/1973	Culler	340/172.5
4,104,720	8/1978	Gruner	364/200
4,109,311	8/1978	Blum et al.	364/200
4,153,932	5/1979	Dennis et al.	364/200
4,181,936	1/1980	Kober	364/200
4,228,495	10/1980	Bernhard	364/101
4,229,790	10/1980	Gilliland et al.	364/200
4,241,398	12/1980	Caril	364/200
4,270,167	5/1981	Koehler et al.	364/200
4,430,707	2/1984	Kim	364/200
4,435,758	3/1984	Lorie et al.	364/200
4,466,061	8/1984	DeSantis	364/200
4,468,736	8/1984	DeSantis	364/200
4,514,807	4/1985	Nogi	364/200
4,574,348	3/1986	Scallon	364/200

OTHER PUBLICATIONS

- Dennis, "Data Flow Supercomputers", Computer, Nov., 1980, pp. 48-56.
- Hagiwara, H. et al., "A Dynamically Microprogrammable, Local Host Computer with Low-Level Parallelism", IEEE Transactions on Computers, C-29, No. 7, Jul., 1980, pp. 577-594.
- Fisher et al., "Microcode Compaction: Looking Backward and Looking Forward", National Computer Conference, 1981, pp. 95-102.
- Fisher et al., "Using an Oracle to Measure Potential Parallelism in Single Instruction Stream Programs",

IEEE No. 0194-1895/0000/0171, 14th Annual Microprogramming Workshop, Sigmicro, Oct., 1981, pp. 171-182.

J. R. Vanaken et al., "The Expression Processor", IEEE Transactions on Computers, C-30, No. 8, Aug., 1981, pp. 525-536.

Bernhard, "Computing at the Speed Limit", IEEE Spectrum, Jul., 1982, pp. 26-31.

Davis, "Computer Architecture", IEEE Spectrum, Nov., 1983, pp. 94-99.

Hagiwara, H. et al., "A User-Microprogrammable Local Host Computer with Low-Level Parallelism", Article, Association for Computing Machinery, #0149-7111/83/0000/0151, 1983, pp. 151-157.

McDowell, Charles Edward, "SIMAC: A Multiple ALU Computer", Dissertation Thesis, University of California, San Diego, 1983, (111 pages).

McDowell, Charles E., "A Simple Architecture for Low Level Parallelism", Proceedings of 1983 International Conference on Parallel Processing, pp. 472-477.

Requa, et al., "The Piecewise Data Flow Architecture: Architectural Concepts", IEEE Transactions on Computers, vol. C-32, No. 5, May, 1983, pp. 425-438.

Fisher, A. T., "The VLIW Machine: A Multiprocessor for Compiling Scientific Code", Computer, 1984, pp. 45-52.


Fisher et al., "Measuring the Parallelism Available for Very Long Instruction, Word Architectures", IEEE Transactions on Computers, vol. C-33, No. 11, Nov., 1984, pp. 968-976.

Primary Examiner—Eddie P. Chan

Attorney, Agent, or Firm—Hale and Dorr

[57] **ABSTRACT**

A computer processing system containing a plurality of processor elements operates on a statically compiled program which, based upon detected natural concurrencies in the basic blocks of the programs, includes intelligence regarding logical processor allocation and an instruction firing time in the instruction stream. Each processor element, in one embodiment, is context free and is capable of executing instructions on a per instruction basis so that dependent instructions can execute on the same or different processor elements. A processor element is capable of executing an instruction from one context followed by an instruction from another context through use of shared storage resources.

37 Claims, 17 Drawing Sheets




Fig. 2
Prior Art

Basic Block 1
BB ₂
BB ₃
BB ₄
BB ₅
⋮
BB _{n-1}
BB _n


BB ₁	EXT ₁
BB ₂	EXT ₂
BB ₃	EXT ₃
BB ₄	EXT ₄
BB ₅	EXT ₅
⋮	⋮
BB _{n-1}	EXT _{n-1}
BB _n	EXT _n


Fig. 3




Fig. 4


IO	LPN ₀	IFT ₀	SCSM ₀
I1	LPN ₁	IFT ₁	SCSM ₁
⋮			
In	LPN _n	IFT _n	SCSM _n

Fig. 5








Fig. 8

U.S. Patent

Jul. 11, 1989

Sheet 6 of 17

4,847,755




U.S. Patent

Jul. 11, 1989

Sheet 7 of 17

4,847,755




U.S. Patent

Jul. 11, 1989

Sheet 8 of 17

4,847,755

Fig. 11

U.S. Patent

Jul. 11, 1989

Sheet 9 of 17

4,847,755






Fig. 12

U.S. Patent

Jul. 11, 1989

Sheet 10 of 17


4,847,755Fig. 13Fig. 14


U.S. Patent

Jul. 11, 1989

Sheet 11 of 17

4,847,755



Fig. 16